( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hthreads: A Computational Model for Reconfigurable Devices.

, , , , , и . FPL, стр. 1-4. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

John Erik Anderson

Nilgün Erikli

Anders Erikson

Magdalena Karin Matilda Eriksson

Max-Peter Eriksen

 

Другие публикации лиц с тем же именем

System on a Programmable Chip Adaptation Through Active Partial Reconfiguration., , и . ERSA, стр. 104-110. CSREA Press, (2008)Achieving Programming Model Abstractions for Reconfigurable Computing., , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (1): 34-44 (2008)Merging Programming Models and On-chip Networks to Meet the Programmable and Performance Needs of Multi-core Systems on a Programmable Chip., , , , и . ReConFig, стр. 334-339. IEEE Computer Society, (2010)The Case for High Level Programming Models for Reconfigurable Computers., , , , , , , и . ERSA, стр. 21-32. CSREA Press, (2006)Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration., , и . FCCM, стр. 77-86. IEEE Computer Society, (2008)Enabling a Uniform Programming Model Across the Software/Hardware Boundary., , , , , , , и . FCCM, стр. 89-98. IEEE Computer Society, (2006)Supporting High Level Language Semantics Within Hardware Resident Threads., , , , , , и . FPL, стр. 98-103. IEEE, (2007)Memory Hierarchy for MCSoPC Multithreaded Systems., , , , , , и . ERSA, стр. 44-50. CSREA Press, (2007)Hthreads: A Computational Model for Reconfigurable Devices., , , , , и . FPL, стр. 1-4. IEEE, (2006)Run-Time Services for Hybrid CPU/FPGA Systems on Chip., , , , , , , и . RTSS, стр. 3-12. IEEE Computer Society, (2006)