Author of the publication

SEDEA: A Sensible Approach to Account DRAM Energy in Multicore Systems.

, , , , and . SBAC-PAD, page 73-80. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enabling SMT for real-time embedded systems., , , , , and . EUSIPCO, page 1341-1344. IEEE, (2004)An Analyzable Memory Controller for Hard Real-Time CMPs., , , and . IEEE Embed. Syst. Lett., 1 (4): 86-90 (2009)Fitting Software Execution-Time Exceedance into a Residual Random Fault in ISO-26262., , , , , , and . IEEE Trans. Reliab., 67 (3): 1314-1327 (2018)Kilo-Instruction Processors: Overcoming the Memory Wall., , , , , , and . IEEE Micro, 25 (3): 48-57 (2005)Timing Verification of Fault-Tolerant Chips for Safety-Critical Applications in Harsh Environments., , , , and . IEEE Micro, 34 (6): 8-19 (2014)Safety-Related Challenges and Opportunities for GPUs in the Automotive Domain., , , , , and . IEEE Micro, 38 (6): 46-55 (2018)Feasibility of QoS for SMT., , , , , and . Euro-Par, volume 3149 of Lecture Notes in Computer Science, page 535-540. Springer, (2004)Fair CPU time accounting in CMP+SMT processors., , , and . ACM Trans. Archit. Code Optim., 9 (4): 50:1-50:25 (2013)Sensible Energy Accounting with Abstract Metering for Multicore Systems., , , , , and . ACM Trans. Archit. Code Optim., 12 (4): 60:1-60:26 (2016)Hardware support for accurate per-task energy metering in multicore systems., , , , , and . ACM Trans. Archit. Code Optim., 10 (4): 34:1-34:27 (2013)