( en | de | ru )

 

Disambiguation of "Yanagisawa, Masao"

Author of the publication

copydeleteadd this publication to your clipboard
VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding.

, , , , and . APCCAS, page 1139-1142. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Masao Sekine

Masao Watanabe

Masao Tanaka

Mohamed Abdul-Jalil Ahmed Masaoud

Fidelis Taliwawa Masao

 

Other publications of authors with the same name

A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration., , and . ISCAS, page 2129-2132. IEEE, (2015)A visible corner-landmark based route finding algorithm for pedestrian navigation., , , , and . GCCE, page 601-602. IEEE, (2015)Floorplan-driven high-level synthesis using volatile/non-volatile registers for hybrid energy-harvesting systems., , and . ASICON, page 64-67. IEEE, (2017)Pedestrian navigation based on landmark recognition using glass-type wearable devices., , , , and . GCCE, page 1-2. IEEE, (2016)A safe and comprehensive route finding method for pedestrian based on lighting and landmark., , , , and . GCCE, page 1-5. IEEE, (2016)Energy-efficient high-level synthesis for HDR architectures with clock gating., , and . ISOCC, page 135-138. IEEE, (2012)An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits., , , and . IOLTS, page 53-56. IEEE, (2018)A Trojan-invalidating Circuit Based on Signal Transitions and Its FPGA Implementation., , and . ISCAS, page 1-5. IEEE, (2018)Empirical Evaluation and Optimization of Hardware-Trojan Classification for Gate-Level Netlists Based on Multi-Layer Neural Networks., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (12): 2320-2326 (2018)A Bit-Write-Reducing and Error-Correcting Code Generation Method by Clustering ECC Codewords for Non-Volatile Memories., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (12): 2398-2411 (2016)