( en | de | ru )

 

Disambiguation of "Islam, Riadul"

Author of the publication

copydeleteadd this publication to your clipboard
CMCS: Current-Mode Clock Synthesis.

, and . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 1054-1062 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Md Amirul Islam

Md Aminul Islam

Ranaul Islam

Md Shariful Islam

Shariful Islam

 

Other publications of authors with the same name

Dual-edge triggered sense amplifier flip-flop utilizing an improved scheme to reduce area, power, and complexity., , , and . ICECS, page 292-295. IEEE, (2012)Soft Voting-Based Ensemble Approach to Predict Early Stage DRC Violations., and . MWSCAS, page 1081-1084. IEEE, (2019)Benchmarking Artificial Neural Network Architectures for High-Performance Spiking Neural Networks., , , , and . Sensors, 24 (4): 1329 (February 2024)Predicting DRC Violations Using Ensemble Random Forest Algorithm., and . DAC, page 227. ACM, (2019)HCDN: Hybrid-Mode Clock Distribution Networks., and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 251-262 (2019)DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis., , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2108-2117 (2018)A highly reliable SEU hardened latch and high performance SEU hardened flip-flop.. ISQED, page 347-352. IEEE, (2012)Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks., , , and . ISCAS, page 268-272. IEEE, (2022)Switched capacitor quasi-adiabatic clocks., , , and . ISCAS, page 1398-1401. IEEE, (2015)LC resonant clock resource minimization using compensation capacitance., , , and . ISCAS, page 1406-1409. IEEE, (2015)