( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Area-optimized design of SOT-MRAM.

, и . IEICE Electron. Express, 17 (21): 20200314 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Eunyoung Seo

Ean-Jeong Seo

Paek Pyung Seon

Ki-Chang Seong

Bong-Seock Seo

 

Другие публикации лиц с тем же именем

Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ., , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (4): 1573-1577 (2017)Stochastic SOT Device Based SNN Architecture for On-Chip Unsupervised STDP Learning., , , , , , и . IEEE Trans. Computers, 71 (9): 2022-2035 (2022)High-Density SOT-MRAM Based on Shared Bitline Structure., и . IEEE Trans. Very Large Scale Integr. Syst., 26 (8): 1600-1603 (2018)Layout-Aware Area Optimization of Transposable STT-MRAM for a Processing-In-Memory System., , , и . IEEE Trans. Very Large Scale Integr. Syst., 32 (2): 245-255 (февраля 2024)Area-optimized design of SOT-MRAM., и . IEICE Electron. Express, 17 (21): 20200314 (2020)High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (3): 293-304 (2016)Automation Framework for Digital Circuit Design and Verification., , и . ISOCC, стр. 263-264. IEEE, (2022)Dynamic-Reference Based Early Write Termination for Low Energy SOT-MRAM., , , , и . ISCAS, стр. 1-5. IEEE, (2020)