( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Energy-efficient 32 × 32-bit multiplier in tunable near-zero threshold CMOS.

, , и . ISLPED, стр. 268-272. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Masataka Ohno

Takaoki Matsui

Masataka Miyawaki

Torao Matsui

Uwe Matsui

 

Другие публикации лиц с тем же именем

Energy-efficient 32 × 32-bit multiplier in tunable near-zero threshold CMOS., , и . ISLPED, стр. 268-272. ACM, (2000)Visconti: multi-VLIW image recognition processor based on configurable processor obstacle detection applications., , , , , , , , , и . CICC, стр. 185-188. IEEE, (2003)Development of Image Recognition Processor Based on Configurable Processor., , , , , , , , и . J. Robotics Mechatronics, 17 (4): 437-446 (2005)Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture., , , , , , , , и . ICCD, стр. 2-7. IEEE Computer Society, (2002)DSP for wireless., и . CICC, стр. 66-67. IEEE, (2005)A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme., , , , , , , , и . IEEE J. Solid State Circuits, 29 (12): 1482-1490 (декабря 1994)A single-chip MPEG-2 codec based on customizable media embedded processor., , , , , , , , , и 6 other автор(ы). IEEE J. Solid State Circuits, 38 (3): 530-540 (2003)Complexity Based Fast Coding Mode Decision for MPEG-2 / H.264 Video Transcoding., , , , , и . APCCAS, стр. 574-577. IEEE, (2006)A single-chip MPEG-2 codec based on customizable media microprocessor., , , , , , , , , и 5 other автор(ы). CICC, стр. 163-166. IEEE, (2002)A Hardware Implementation of a Content-Based Motion Estimation Algorithm for Real-Time MPEG-4 Video Coding., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (4): 932-940 (2006)