( en | de | ru )

 

Disambiguation of "Borggreve, David"

Author of the publication

copydeleteadd this publication to your clipboard
Quantization Considerations of Dense Layers in Convolutional Neural Networks for Resistive Crossbar Implementation.

, , , and . MOCAST, page 1-6. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hermann Borggreve

Carlo Borggreve

Peter Borggreve

Fabio Borggreve

Günther Cassen Borggreve

 

Other publications of authors with the same name

A 0.8-V, 2.88-GHz Double-Tail Latched Comparator in 22-nm FDSOI CMOS Technology., , , , , and . NorCAS, page 1-6. IEEE, (2021)A FeFET In-Memory-Computing Core with Offset Cancellation for Mitigating Computational Errors., , , , and . ESSCIRC, page 29-32. IEEE, (2023)Impact of Parasitic Wire Resistance on Accuracy and Size of Resistive Crossbars., , , and . ISCAS, page 1-5. IEEE, (2021)A low power, offset compensated, CMOS only bandgap reference in 22 nm FD-SOI technology., , , , and . MOCAST, page 1-4. IEEE, (2018)A Dynamic Charge-Transfer-Based Crossbar with Low Sensitivity to Parasitic Wire-Resistance., , , , , and . ISCAS, page 1397-1401. IEEE, (2022)A 0.8-V Fully Differential Amplifier with 80-dB DC Gain and 8-GHz GBW in 22-nm FDSOI CMOS Technology., , , , and . ISCAS, page 1-5. IEEE, (2023)Low-voltage low-distortion sampling switch design in 22 nm FD-SOI CMOS technology., , , , and . ICECS, page 86-89. IEEE, (2017)A 0.8 V Low-Power 3rd order Sigma-Delta Modulator in 22 nm FDSOI CMOS Process for Sensor Interfaces., , , , and . NEWCAS, page 1-4. IEEE, (2019)Quantization Considerations of Dense Layers in Convolutional Neural Networks for Resistive Crossbar Implementation., , , and . MOCAST, page 1-6. IEEE, (2020)