( en | de | ru )

 

Disambiguation of "Parthasarathy, Ganapathy"

Author of the publication

copydeleteadd this publication to your clipboard
An analysis of ATPG and SAT algorithms for formal verification.

, , and . HLDVT, page 177-182. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rhama Parthasarathy

Aprameyan Parthasarathy

Anutthaman Parthasarathy

Srinivasan Parthasarathy

 

Other publications of authors with the same name

RTL Regression Test Selection using Machine Learning., , , , , , and . ASP-DAC, page 281-287. IEEE, (2022)Efficient reachability checking using sequential SAT., , , and . ASP-DAC, page 418-423. IEEE Computer Society, (2004)An Efficient Sequential SAT Solver With Improved Search Strategies., , , , , and . DATE, page 1102-1107. IEEE Computer Society, (2005)Structural search for RTL with predicate learning., , , and . DAC, page 451-456. ACM, (2005)RTL SAT simplification by Boolean and interval arithmetic reasoning., , , and . ICCAD, page 297-302. IEEE Computer Society, (2005)Test Knowledge Data Base., , , , , , , and . VLSI-DAT, page 1-4. IEEE, (2017)SATORI - A Fast Sequential SAT Engine for Circuits., , and . ICCAD, page 320-325. IEEE Computer Society / ACM, (2003)A comparison of BDDs, BMC, and sequential SAT for model checking., , , and . HLDVT, page 157-162. IEEE Computer Society, (2003)Optimizing Constrained Random Verification with ML and Bayesian Estimation., , , and . MLCAD, page 1-6. IEEE, (2023)Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver., , and . DATE, page 666-671. IEEE Computer Society, (2005)