( en | de | ru )

 

Disambiguation of "Chung, Eric S."

Author of the publication

copydeleteadd this publication to your clipboard
Reconfigurable computing in the era of post-silicon scaling panel discussion.

, , , , , , and . FCCM, IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dai-Hai Chung

Hae-Bon Chung

Chong-Woon Chung

Myeong-Kee Chung

Ki-Nam Chung

 

Other publications of authors with the same name

A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs., , , , and . FPGA, page 77-86. ACM, (2008)Cross-platform FPGA accelerator development using CoRAM and CONNECT., , , and . FPGA, page 3-4. ACM, (2013)Towards automatic customization of interconnect and memory in the CoRAM abstraction (abstract only)., and . FPGA, page 265. ACM, (2013)Microscaling Data Formats for Deep Learning., , , , , , , , , and 23 other author(s). CoRR, (2023)ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects., and . FCCM, page 113-116. IEEE Computer Society, (2013)Towards a Universal FPGA Matrix-Vector Multiplication Architecture., , and . FCCM, page 9-16. IEEE Computer Society, (2012)CoRAM: an in-fabric memory architecture for FPGA-based computing., , and . FPGA, page 97-106. ACM, (2011)Pushing the Limits of Narrow Precision Inferencing at Cloud Scale with Microsoft Floating Point., , , , , , , , , and 14 other author(s). NeurIPS, (2020)PROToFLEX: FPGA-accelerated Hybrid Functional Simulator., , , , and . IPDPS, page 1-6. IEEE, (2007)TRUSS: A Reliable, Scalable Server Architecture., , , , , , , , and . IEEE Micro, 25 (6): 51-59 (2005)