( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management.

, , , , и . IEEE Comput. Archit. Lett., 11 (2): 61-64 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hiranmayi Ranganathan

Rhama Parthasarathy

Aprameyan Parthasarathy

Anutthaman Parthasarathy

Srinivasan Parthasarathy

 

Другие публикации лиц с тем же именем

Learning Execution through Neural Code fusion., , , , и . ICLR, OpenReview.net, (2020)On the Spectre and Meltdown Processor Security Vulnerabilities., , , , и . IEEE Micro, 39 (2): 9-19 (2019)Everything as a Service: Powering the New Information Economy., , , , , , , , и . Computer, 44 (3): 36-43 (2011)Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models., , и . SPAA, стр. 199-210. ACM, (1997)Fabric convergence implications on systems architecture., , и . HPCA, стр. 15-26. IEEE Computer Society, (2008)RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors, , и . Proceedings of the Third Workshop on Computer Architecture Education, (февраля 1997)Fifty Years of ISCA: A data-driven retrospective on key trends., , , , , , , и . CoRR, (2023)Energy-aware user interfaces: an evaluation of user acceptance., , , , и . CHI, стр. 199-206. ACM, (2004)Neural Execution Engines: Learning to Execute Subroutines., , , , и . NeurIPS, (2020)Reconfigurable caches and their application to media processing., , и . ISCA, стр. 214-224. IEEE Computer Society, (2000)