Author of the publication

Power Consumption Analysis of Flip-flop Based Interconnect Pipelining.

, , and . ISCAS, page 3716-3719. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Realizable reduction of interconnect circuits including self and mutual inductances., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (2): 271-277 (2005)Improved Model for Wire-Length Estimation in Stochastic Wiring Distribution., and . CoRR, (2015)Power Consumption and BER of Flip-Flop Inserted Global Interconnect., , and . VLSI Design, (2007)Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory., and . JETC, 12 (1): 2:1-2:17 (2015)SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (8): 1518-1528 (2021)Full waveform accuracy to estimate delay in coupled digital circuits., , and . ISCAS, page 3414-3417. IEEE, (2008)A circuit implementation for dynamic thermal management techniques., and . ISCAS, page 1668-1671. IEEE, (2011)Delay and Clock Skew Variation due to Coupling Capacitance and Inductance., , and . ISCAS, page 621-624. IEEE, (2007)Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)., and . SoCC, page 152-155. IEEE, (2014)Design of Novel 3T Ternary DRAM with Single Word-Line using CNTFET., , and . CoRR, (2021)