( en | de | ru )

 

Disambiguation of "Rebaudengo, Maurizio"

Author of the publication

copydeleteadd this publication to your clipboard
On-line Testing of an Off-the-shelf Microprocessor Board for Safety-critical Applications.

, , , , , , and . EDCC, volume 1150 of Lecture Notes in Computer Science, page 190-202. Springer, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maurizio Podda

Maurizio Venturini

Maurizio Zanazzi

Maurizio Podda

Maurizio Solinas

 

Other publications of authors with the same name

Mixed public and secret-key cryptography for wireless sensor networks., , and . ICMU, page 1-6. IEEE, (2017)EXFI: a low-cost fault injection system for embedded microprocessor-based boards., , , and . ACM Trans. Design Autom. Electr. Syst., 3 (4): 626-634 (1998)Hierarchical Key Negotiation Technique for Transitory Master Key Schemes in Wireless Sensor Networks., , and . BWCCA, page 151-157. IEEE, (2013)A new BIST architecture for low power circuits., , , and . ETW, page 160-164. IEEE Computer Society, (1999)GALLO: a genetic algorithm for floorplan area optimization., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (8): 943-951 (1996)Initializability analysis of synchronous sequential circuits., , , , and . ACM Trans. Design Autom. Electr. Syst., 7 (2): 249-264 (2002)A BIST-based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques., , , , , , and . J. Electron. Test., 20 (1): 79-87 (2004)Using Infrastructure IPs to Support SW-Based Self-Test of Processor Cores., , and . MTV, page 22-27. IEEE Computer Society, (2004)A Cellular Genetic Algorithm for the Floorplan Area Optimization Problem on a SIMD Architecture., and . HPCN Europe, volume 1067 of Lecture Notes in Computer Science, page 987-988. Springer, (1996)A portable ATPG tool for parallel and distributed systems., , , , and . VTS, page 29-34. IEEE Computer Society, (1995)