Author of the publication

Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors.

, , , and . NEWCAS, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient NLMS-based VLSI Architecture for Robust FECG Extraction and FHR Processing., , , , , and . ICECS, page 1-4. IEEE, (2020)A Power-Efficient FFT Hardware Architecture Exploiting Approximate Adders., , , , and . LASCAS, page 1-4. IEEE, (2021)On the Netlist Gate-level Pruning for Tree-based Machine Learning Accelerators., , , , and . LASCAS, page 1-4. IEEE, (2022)Exploring Approximate Adders for Power-Efficient Harmonics Elimination Hardware Architectures., , , , , and . LASCAS, page 1-4. IEEE, (2021)An Efficient Exponential Unit Designed in VLSI CMOS with Custom Operators., , , , , and . ICECS 2022, page 1-4. IEEE, (2022)T-shaped association of transistors: modeling of multiple channel lengths and regular associations., , , and . SBCCI, page 21-26. ACM, (2005)An improved synthesis method for low power hardwired FIR filters., , , and . SBCCI, page 237-241. ACM, (2004)Analog IC Modules Design Using Trapezoidal Association of MOS Transistors in 0.35µm Technology., , , and . SBCCI, page 311-316. IEEE Computer Society, (2003)Pipelined Entropy Coders for JPEG Compression., , and . SBCCI, page 203-208. IEEE Computer Society, (2002)Algorithm and hardware design of a fast intra-frame mode decision module for h.264/AVC encoders., , , , , and . SBCCI, page 143-148. ACM, (2011)