Author of the publication

A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (10): 1125-1134 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 167-Processor Computational Platform in 65 nm CMOS., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 44 (4): 1130-1144 (2009)Hardware and applications of AsAP: An asynchronous array of simple processors., , , , , , , , , and 3 other author(s). Hot Chips Symposium, page 1-31. IEEE, (2006)Architecture and Evaluation of an Asynchronous Array of Simple Processors., , , , , , , , and . J. Signal Process. Syst., 53 (3): 243-259 (2008)A Shared Memory Module for Asynchronous Arrays of Processors., , and . EURASIP J. Embed. Syst., (2007)AsAP: A Fine-Grained Many-Core Platform for DSP Applications., , , , , , , , , and 1 other author(s). IEEE Micro, 27 (2): 34-45 (2007)A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (10): 1125-1134 (2007)AsAP: An Asynchronous Array of Simple Processors., , , , , , , , , and . IEEE J. Solid State Circuits, 43 (3): 695-705 (2008)An asynchronous array of simple processors for dsp applications., , , , , , , , , and . ISSCC, page 1696-1705. IEEE, (2006)