( en | de | ru )

 

Disambiguation of "Bertran, Ramon"

Author of the publication

copydeleteadd this publication to your clipboard
Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach.

, , , , and . MICRO, page 294-307. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Laura Ramón Giménez

Julijus Algirdas Ramonas

Lutz Ramonat

Xavier Bertrán

Wolfgang Ramonat

 

Other publications of authors with the same name

Droop mitigation using critical-path sensors and an on-chip distributed power supply estimation engine in the z14™ enterprise processor., , , , , , , , , and 6 other author(s). ISSCC, page 300-302. IEEE, (2018)IBM z14: Processor Characterization and Power Management for High-Reliability Mainframe Systems., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 54 (1): 121-132 (2019)Generation of Stressmarks for Early Stage Soft-Error Modeling., , , , and . DSN (Supplements), page 42-48. IEEE, (2019)AI accelerator on IBM telum processor: industrial product., , , , , , , , , and . ISCA, page 1012-1028. ACM, (2022)libPRISM: an intelligent adaptation of prefetch and SMT levels., , , , , , and . ICS, page 28:1-28:10. ACM, (2017)A matrix math facility for Power ISA(TM) processors., , , , , , , , , and 15 other author(s). CoRR, (2021)Cores, Cache, Content, and Characterization: IBM's Second Generation 14-nm Product, z15., , , , , , , , , and 19 other author(s). IEEE J. Solid State Circuits, 56 (1): 98-111 (2021)Energy accounting for shared virtualized environments under DVFS using PMC-based power models., , , , , , , , and . Future Gener. Comput. Syst., 28 (2): 457-468 (2012)POTRA: a framework for building power models for next generation multicore architectures., , , , and . SIGMETRICS, page 427-428. ACM, (2012)Energy Efficiency Boost in the AI-Infused POWER10 Processor., , , , , , , , , and 16 other author(s). ISCA, page 29-42. IEEE, (2021)