From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Invited paper: Low power requirements and side-channel protection of encryption engines: Challenges and opportunities., , , , , и . ISLPED, стр. 1-2. IEEE, (2017)8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator., , , , , и . ISSCC, стр. 142-143. IEEE, (2017)A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS., , , , , , , , , и 11 other автор(ы). ISSCC, стр. 66-68. IEEE, (2012)F1: Designing secure systems: Manufacturing, circuits and architectures., , , , , , и . ISSCC, стр. 492-494. IEEE, (2016)A solar-powered 280mV-to-1.2V wide-operating-range IA-32 processor., , и . ICICDT, стр. 1-4. IEEE, (2014)A Dual-Vt Layout Approach for Statistical Leakage Variability Minimization in Nanometer CMOS., , , и . ICCD, стр. 567-573. IEEE Computer Society, (2005)PVT-and-aging adaptive wordline boosting for 8T SRAM power reduction., , , , , , , , и . ISSCC, стр. 352-353. IEEE, (2010)A Fully Integrated Voltage Regulator in 14nm CMOS with Package-Embedded Air-Core Inductor Featuring Self-Trimmed, Digitally Controlled Variable On-Time Discontinuous Conduction Mode Operation., , , , , , , , , и . ISSCC, стр. 154-156. IEEE, (2019)Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS., , , , , , и . ESSCIRC, стр. 1-4. IEEE, (2019)2X-Bandwidth Burst 6T-SRAM for Memory Bandwidth Limited Workloads., , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)