Author of the publication

Providing Integrity in Real-Time Networks-on-Chip.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1907-1920 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Replica-Aware Co-Scheduling for Mixed-Criticality., and . ECRTS, volume 76 of LIPIcs, page 20:1-20:20. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)Worst-case communication time analysis of networks-on-chip with shared virtual channels., and . DATE, page 537-542. ACM, (2015)The Self-Aware Information Processing Factory Paradigm for Mixed-Critical Multiprocessing., , , , , , , , , and 2 other author(s). IEEE Trans. Emerg. Top. Comput., 10 (1): 250-266 (2022)The information processing factory: a paradigm for life cycle management of dependable systems., , , , , , , , , and 8 other author(s). CODES+ISSS, page 20:1-20:2. ACM, (2019)Bridging the Gap between Resilient Networks-on-Chip and Real-Time Systems., , , and . IEEE Trans. Emerg. Top. Comput., 8 (2): 418-430 (2020)Failure analysis of a network-on-chip for real-time mixed-critical systems., , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Providing Integrity in Real-Time Networks-on-Chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1907-1920 (2019)The Information Processing Factory: Organization, Terminology, and Definitions., , , , , , , , , and 2 other author(s). CoRR, (2019)Power and area evaluation of a fault-tolerant network-on-chip., , and . SoCC, page 190-195. IEEE, (2017)FMEA-based analysis of a Network-on-Chip for mixed-critical systems., , , , and . NOCS, page 33-40. IEEE, (2014)