Author of the publication

A 139 fps pixel-level pipelined binocular stereo vision accelerator with region-optimized semi-global matching.

, , , , , , , , , and . A-SSCC, page 1-3. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

k Nearest Neighbor Classification Coprocessor with Weighted Clock-Mapping-Based Searching., , , , and . IEICE Trans. Electron., 99-C (3): 397-403 (2016)Pixel-based pipeline hardware architecture for high-performance Haar-like feature extraction., , , , , and . APCCAS, page 611-612. IEEE, (2016)A Reconfigurable Coprocessor for Simultaneous Localization and Mapping Algorithms in FPGA., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (1): 286-290 (2023)BESA: Pruning Large Language Models with Blockwise Parameter-Efficient Sparsity Allocation., , , , , , , , and . CoRR, (2024)A Multi-Core Object Detection Coprocessor for Multi-Scale/Type Classification Applicable to IoT Devices., , , , , and . Sensors, 20 (21): 6239 (2020)Post-Processing Refinement for Semi-Global Matching Algorithm Based on Real-Time FPGA., , , , , , and . SOCC, page 1-5. IEEE, (2022)A 139 fps pixel-level pipelined binocular stereo vision accelerator with region-optimized semi-global matching., , , , , , , , , and . A-SSCC, page 1-3. IEEE, (2021)A Reconfigurable Matrix Multiplication Coprocessor with High Area and Energy Efficiency for Visual Intelligent and Autonomous Mobile Robots., , , , , , , , , and . A-SSCC, page 1-3. IEEE, (2021)A Dynamic Codec with Adaptive Quantization for Convolution Neural Network., , , , and . ASICON, page 1-4. IEEE, (2023)LVQ neural network SoC adaptable to different on-chip learning and recognition applications., , , , and . APCCAS, page 623-626. IEEE, (2014)