( en | de | ru )

 

Disambiguation of "Togawa, Nozomu"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Coefficient Bit-Width Reduction Method for Ising Machines.

, , , and . ICCE, page 1-6. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Togawa, Nozomu
add a person with the name Togawa, Nozomu
 

Other publications of authors with the same name

Scan-based attack against Trivium stream cipher independent of scan structure., , and . ASICON, page 1-4. IEEE, (2013)A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration., , and . ISCAS, page 2129-2132. IEEE, (2015)A Multiple Coefficients Trial Method to Solve Combinatorial Optimization Problems for Simulated-annealing-based Ising Machines., , , , and . ICCE-Berlin, page 64-69. IEEE, (2019)Message from the Editor-in-Chief.. IPSJ Trans. Syst. LSI Des. Methodol., (2018)A Bit-Write-Reducing and Error-Correcting Code Generation Method by Clustering ECC Codewords for Non-Volatile Memories., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (12): 2398-2411 (2016)A Safe and Comprehensive Route Finding Algorithm for Pedestrians Based on Lighting and Landmark Conditions., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (11): 2439-2450 (2017)Empirical Evaluation and Optimization of Hardware-Trojan Classification for Gate-Level Netlists Based on Multi-Layer Neural Networks., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (12): 2320-2326 (2018)Reconfigurable Adaptive FEC System Based on Reed-Solomon Code with Interleaving., , , and . IEICE Trans. Inf. Syst., 88-D (7): 1526-1537 (2005)A High-Speed Trace-Driven Cache Configuration Simulator for Dual-Core Processor L1 Caches., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (6): 1283-1292 (2013)Low Power LDPC Code Decoder Architecture Based on Intermediate Message Compression Technique., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (4): 1054-1061 (2008)