Author of the publication

Energy frugal tags in reprogrammable I-caches for application-specific embedded processors.

, and . CODES, page 181-186. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Seamless Test of Digital Components in Mixed-Signal Paths., , and . IEEE Des. Test Comput., 21 (1): 44-55 (2004)Scan Cell Positioning for Boosting the Compression of Fan-Out Networks., , , and . J. Comput. Sci. Technol., 24 (5): 939-948 (2009)Guest Editorial: Special Issue on 2020 IEEE International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS 2020)., , and . Int. J. Parallel Program., 50 (2): 187-188 (2022)Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (7): 1101-1105 (2009)Cost-effective IR-drop failure identification and yield recovery through a failure-adaptive test scheme., and . DATE, page 63-68. IEEE Computer Society, (2010)Low-power instruction bus encoding for embedded processors., and . IEEE Trans. Very Large Scale Integr. Syst., 12 (8): 812-826 (2004)Compacting Test Responses for Deeply Embedded SoC Cores., and . IEEE Des. Test Comput., 20 (4): 22-30 (2003)Software Design Issues in the Implementation of Hierarchical, Display Editors. University of Illinois Urbana-Champaign, USA, (1983)DiSC: A New Diagnosis Method for Multiple Scan Chain Failures., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (12): 2051-2055 (2010)Architectures for Silicon Nanoelectronics and Beyond., , , , , , , and . Computer, 40 (1): 25-33 (2007)