( en | de | ru )

 

Disambiguation of "Kolhe, Gaurav"

Author of the publication

copydeleteadd this publication to your clipboard
Silicon validation of LUT-based logic-locked IP cores.

, , , , , , , , and . DAC, page 1189-1194. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gaurav Aggarwal

Gaurav Dhiman

Gaurav Baruah

Gaurav Gupta

Gaurav Sharma

 

Other publications of authors with the same name

Shared Microexponents: A Little Shifting Goes a Long Way., , , , , , , , , and 12 other author(s). CoRR, (2023)A Neural Network-based SAT-Resilient Obfuscation Towards Enhanced Logic Locking., , , , and . CoRR, (2022)Stealthy Malware Detection using RNN-Based Automated Localized Feature Extraction and Classifier., , , and . ICTAI, page 590-597. IEEE, (2019)SATConda: SAT to SAT-Hard Clause Translator., , , , and . ISQED, page 155-160. IEEE, (2020)Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality., , , , , , , , and . ICCAD, page 1-8. ACM, (2019)RNN-Based Classifier to Detect Stealthy Malware using Localized Features and Complex Symbolic Sequence., , , and . ICMLA, page 406-409. IEEE, (2019)LOCK&ROLL: deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking., , , , , , , and . DAC, page 85-90. ACM, (2022)Securing Hardware via Dynamic Obfuscation Utilizing Reconfigurable Interconnect and Logic Blocks., , , , , , and . DAC, page 229-234. IEEE, (2021)MicroArchitectural Events and Image Processing-based Hybrid Approach for Robust Malware Detection., , , and . CASES (work in progress), page 1-2. IEEE, (2019)Estimating the Circuit Deobfuscating Runtime based on Graph Deep Learning., , , , , , and . CoRR, (2019)