( en | de | ru )

 

Disambiguation of "Gholipour, Morteza"

Author of the publication

copydeleteadd this publication to your clipboard
Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 650-663 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Morteza Rad

Morteza Ghaseminia

Morteza Aleyassin

Morteza Scharifzadeh

Morteza Charifi

 

Other publications of authors with the same name

Graphene nano-ribbon field-effect transistors as future low-power devices., , , and . ISLPED, page 151-156. IEEE, (2013)Design and Implementation of Lifting Based Integer Wavelet Transform for Image Compression Applications.. DICTAP (1), volume 166 of Communications in Computer and Information Science, page 161-172. Springer, (2011)Design investigation of nanoelectronic circuits using crossbar-based nanoarchitectures., and . Microelectron. J., 44 (3): 190-200 (2013)Compact Modeling to Device- and Circuit-Level Evaluation of Flexible TMD Field-Effect Transistors., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (4): 820-831 (2018)A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1606-1616 (2022)A Schmitt-Trigger-Based Low-Voltage 11 T SRAM Cell for Low-Leakage in 7-nm FinFET Technology., , , , , and . Circuits Syst. Signal Process., 41 (6): 3081-3105 (2022)Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications., and . Circuits Syst. Signal Process., 41 (10): 5914-5932 (2022)Nanoscale field effect diode (FED) with improved speed and I ON/I OFF ratio., , and . IET Circuits Devices Syst., 13 (3): 309-313 (2019)Comparative study of asynchronous pipeline design methods., , , and . IEICE Electron. Express, 3 (8): 163-171 (2006)Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM., , and . Microelectron. J., (2022)