( en | de | ru )

 

Disambiguation of "Razavi, Behzad"

Author of the publication

copydeleteadd this publication to your clipboard
Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers.

, and . IEEE J. Solid State Circuits, 42 (9): 1999-2011 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hamid Razavi

Regina Razavi

Rasoul Razavi

Behzad Abrar

Behzad Nashat

 

Other publications of authors with the same name

Design of analog CMOS integrated circuit. McGraw Hill, 1st edition, (2001)An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration., , , , , , and . ISSCC, page 464-615. IEEE, (2007)On the Stability of Charge-Pump Phase-Locked Loops., and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (6): 741-750 (2016)Design of Millimeter-Wave CMOS Radios: A Tutorial.. IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (1): 4-16 (2009)Analysis of Second-Order Intermodulation in Miller Bandpass Filters., and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (3): 264-268 (2017)An 8 Bit 4 GS/s 120 mW CMOS ADC., , , and . IEEE J. Solid State Circuits, 49 (8): 1751-1761 (2014)Low-Power CMOS Equalizer Design for 20-Gb/s Systems., and . IEEE J. Solid State Circuits, 46 (6): 1321-1336 (2011)A 25 Gb/s 5.8 mW CMOS Equalizer., and . IEEE J. Solid State Circuits, 50 (2): 515-526 (2015)RF IC Design Challenges.. DAC, page 408-413. ACM Press, (1998)A Fractional-N Synthesizer with 110fsrms Jitter and a Reference Quadrupler for Wideband 802.11ax., , , , , and . ISSCC, page 264-266. IEEE, (2019)