( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Automating Wave-Pipelined Circuit Design.

, и . IEEE Des. Test Comput., 20 (6): 51-58 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yong Bin Sun

Se Bin Kim

Ok Bin Kim

Sang-Bin Kim

Yong-Ho Kim

 

Другие публикации лиц с тем же именем

10 GHz Standing Wave Oscillator Based Clock Distribution Network Considering Distributed Capacitance., и . MWSCAS, стр. 694-697. IEEE, (2019)ASLIC: A low power CMOS analog circuit design automation., и . Integr., 39 (3): 157-181 (2006)SET-based nano-circuit simulation and design method using HSPICE., , и . Microelectron. J., 36 (8): 741-748 (2005)Evaluations of Electronic Neuron Model for Low Power VLSI Implementation., , и . ISOCC, стр. 206-207. IEEE, (2019)Optimization of Null Convenction Logic Using Gate Diffusion Input., , , и . ISOCC, стр. 21-22. IEEE, (2019)A CMOS Low Power Fully Digital Adaptive Power Delivery System Based on Finite State Machine Control., , и . ISCAS, стр. 1149-1152. IEEE, (2007)Low power real time electronic neuron VLSI design using subthreshold technique., , , , , , , и . ISCAS (4), стр. 744-747. IEEE, (2004)Analysis and measurement of timing jitter induced by radiated EMI noise in automatic test equipment., , , , , , , и . IEEE Trans. Instrumentation and Measurement, 52 (6): 1749-1755 (2003)Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems., , и . IEEE Trans. Instrumentation and Measurement, 59 (5): 1127-1133 (2010)Integrated circuits design using carbon nanotube field effect transistor.. ISOCC, стр. 125-126. IEEE, (2016)