( en | de | ru )

 

Disambiguation of "Zhou, Dian"

Author of the publication

copydeleteadd this publication to your clipboard
Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization.

, , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1613-1626 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dian Handayani

Zhou Zhou

Mahmud Dianati

Nadja Diane

Marco Alberto Diana

 

Other publications of authors with the same name

Projection based Active Gaussian Process Regression for Pareto Front Modeling., , , , and . CoRR, (2020)A novel single-arm-worn 24 h heart disease monitor empowered by machine intelligence., , and . Biomed. Signal Process. Control., (2018)Implementations of FFT and STBD for MIMO-OFDM on a Reconfigurable Baseband Platform., , , , and . IEICE Trans. Inf. Syst., 93-D (4): 811-821 (2010)An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (6): 1954-1967 (2018)An Efficient Bayesian Optimization Approach for Analog Circuit Synthesis via Sparse Gaussian Process Modeling., , , , , and . DATE, page 67-72. IEEE, (2020)Application of Deep Learning Algorithm in Feature Mining and Rapid Identification of Colorectal Image., , , , and . IEEE Access, (2020)Routing in general junctions., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (11): 1174-1184 (1989)Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (6): 971-984 (2016)Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2029-2041 (2020)An automatic clock tree design system for high-speed VLSI designs: planar clock routing with the treatment of obstacles., and . ISCAS (6), page 258-261. IEEE, (1999)