Author of the publication

Some Unusual Open Learner Models.

, , , and . AIED, volume 125 of Frontiers in Artificial Intelligence and Applications, page 104-111. IOS Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enhancing the intelligence of web tutoring systems using a multi-entry based open learner model., , , and . ICC, page 146:1-146:5. ACM, (2017)Some Unusual Open Learner Models., , , and . AIED, volume 125 of Frontiers in Artificial Intelligence and Applications, page 104-111. IOS Press, (2005)Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (5): 755-759 (2009)SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST., , and . IDT, page 124-128. IEEE, (2015)Topology-aware approach for reducing power consumption in backbone networks., and . Int. J. Netw. Virtual Organisations, 20 (4): 356-376 (2019)Design and Implementation of Proactive Multi-Type Context-Aware Recommender System for Patients Suffering Diabetes., , , , , , , and . SmartNets, page 1-7. IEEE, (2023)Multi-degree smoother for low power consumption in single and multiple scan-chains BIST., and . ISQED, page 689-696. IEEE, (2010)UMPTEEN: Named and Anonymous Learner Model Access for Instructors and Peers., , and . Int. J. Artif. Intell. Educ., 17 (3): 227-253 (2007)Energy-Efficient Scheme for Multiple Scan-Chains BIST Using Weight-Based Segmentation.. IEEE Trans. Circuits Syst. II Express Briefs, 65-II (3): 361-365 (2018)Reducing Test Power for Embedded Memories., , and . DFT, page 112-119. IEEE Computer Society, (2011)