( en | de | ru )

 

Disambiguation of "Haidar, Azzam"

Author of the publication

copydeleteadd this publication to your clipboard
An improved parallel singular value algorithm and its implementation for multicore hardware.

, , and . SC, page 90:1-90:12. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Haidar Haidar

Haidar Rahimi

Rafig Azzam

Haidar Alekuzei

Haidar Maarof

 

Other publications of authors with the same name

With Extreme Computing, the Rules Have Changed., , , , , , , , and . Comput. Sci. Eng., 19 (3): 52-62 (2017)On the parallel scalability of hybrid linear solvers for large 3D problems. (Sur l'extensibilité parallèle de solveurs linéaires hybrides pour des problèmes tridimensionels de grandes tailles).. National Polytechnic Institute of Toulouse, France, (2008)PLASMA: Parallel Linear Algebra Software for Multicore Using OpenMP., , , , , , , , , and 5 other author(s). ACM Trans. Math. Softw., 45 (2): 16:1-16:35 (2019)MAGMA templates for scalable linear algebra on emerging architectures., , , , , , , and . Int. J. High Perform. Comput. Appl., (2020)Weighted dynamic scheduling with many parallelism grains for offloading of numerical workloads to multiple varied accelerators., , , , , and . ScalA@SC, page 5:1-5:8. ACM, (2015)High-performance Cholesky factorization for GPU-only execution., , , and . GPGPU@PPoPP, page 42-52. ACM, (2017)Towards batched linear solvers on accelerated hardware platforms., , , , and . PPoPP, page 261-262. ACM, (2015)Divide and Conquer Symmetric Tridiagonal Eigensolver for Multicore Architectures., , , and . IPDPS, page 51-60. IEEE Computer Society, (2015)A Framework for Batched and GPU-Resident Factorization Algorithms Applied to Block Householder Transformations., , , , and . ISC, volume 9137 of Lecture Notes in Computer Science, page 31-47. Springer, (2015)On the Development of Variable Size Batched Computation for Heterogeneous Parallel Architectures., , , and . IPDPS Workshops, page 1249-1258. IEEE Computer Society, (2016)