( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Thermal-Aware Modeling and Analysis for a Power Distribution Network Including Through-Silicon-Vias in 3-D ICs.

, , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (7): 1278-1290 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

 

Другие публикации лиц с тем же именем

A High Speed Low Power latched Comparator for SHA-Less Pipelined ADC., , и . Journal of Circuits, Systems, and Computers, (2013)A 1.8V 100MS/s 10-bit pipelined folding A/D converter with 9.49 ENOB at Nyquist frequency., , и . ASICON, стр. 476-479. IEEE, (2011)RingCube - An incrementally scale-out optical interconnect for cloud computing data center., , , и . Future Gener. Comput. Syst., (2016)A 15-MHz bandwidth double sampling MASH25b-15b sigma-delta modulator with DEM for multibit DACs., , , , , и . I. J. Circuit Theory and Applications, 47 (10): 1555-1567 (2019)A Multi-Output on-Chip Switched-Capacitor DC-DC Converter with Unequal Flying Capacitors for Different Power Modes., , и . Journal of Circuits, Systems, and Computers, 24 (4): 1550051:1-1550051:18 (2015)A Dual Band RF Energy Harvester with Hybrid Threshold Voltage Self-Compensation., , , , и . Journal of Circuits, Systems, and Computers, 25 (6): 1650055:1-1650055:16 (2016)A Power-Enhanced Active Rectifier with Offset-Controlled Comparator for Self-Powered PEH Systems., , , , и . Journal of Circuits, Systems, and Computers, 27 (5): 1850079:1-1850079:17 (2018)A 0.45-V, 14.6-nW CMOS Subthreshold Voltage Reference With No Resistors and No BJTs., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (7): 621-625 (2015)3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 30 (8): 1107-1118 (2022)A joint optimization method for NoC topology generation., , , , , , и . J. Supercomput., 74 (7): 2916-2934 (2018)