( en | de | ru )

 

Disambiguation of "Xie, Zhiyao"

Author of the publication

copydeleteadd this publication to your clipboard
CAMU-Net: Copy-move forgery detection utilizing coordinate attention and multi-scale feature fusion-based up-sampling.

, , , , , , and . Expert Syst. Appl., 238 (Part C): 121918 (March 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jian Xie

Yangpei Xie

Mingliang Xie

Zhenwei Xie

Qian Xie

 

Other publications of authors with the same name

The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models., , , , , , , , , and 24 other author(s). CoRR, (2024)RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model., , , and . CoRR, (2023)RouteNet: routability prediction for mixed-size designs using convolutional neural network., , , , , , and . ICCAD, page 80. ACM, (2018)Robustify ML-Based Lithography Hotspot Detectors., , , , and . ICCAD, page 134:1-134:7. ACM, (2022)Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization., , , and . CoRR, (2024)CAMU-Net: Copy-move forgery detection utilizing coordinate attention and multi-scale feature fusion-based up-sampling., , , , , , and . Expert Syst. Appl., 238 (Part C): 121918 (March 2024)Preplacement Net Length and Timing Estimation by Customized Graph Neural Network., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 4667-4680 (2022)AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs., , , , , , and . CoRR, (2024)Fast IR Drop Estimation with Machine Learning., , , , and . CoRR, (2020)RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution., , , , , and . CoRR, (2023)