Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors., , and . ACM Trans. Design Autom. Electr. Syst., 20 (4): 61:1-61:28 (2015)ECC-United Cache: Maximizing Efficiency of Error Detection/Correction Codes in Associative Cache Memories., , , and . IEEE Trans. Computers, 70 (4): 640-654 (2021)ProcessorFuzz: Guiding Processor Fuzzing using Control and Status Registers., , , , , , and . CoRR, (2022)PHMon: A Programmable Hardware Monitor and Its Security Use Cases., , , , , and . USENIX Security Symposium, page 807-824. USENIX Association, (2020)HALCONE : A Hardware-Level Timestamp-based Cache Coherence Scheme for Multi-GPU systems., , , , , , , , and . CoRR, (2020)ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance., , , , , , and . HOST, page 1-12. IEEE, (2023)FlexFilt: Towards Flexible Instruction Filtering for Security., , , , and . ACSAC, page 646-659. ACM, (2021)Nile: A Programmable Monitoring Coprocessor., , , , and . IEEE Comput. Archit. Lett., 17 (1): 92-95 (2018)TAP-2.5D: A Thermally-Aware Chiplet Placement Methodology for 2.5D Systems., , , , and . DATE, page 1246-1251. IEEE, (2021)SIGFuzz: A Framework for Discovering Microarchitectural Timing Side Channels., , , and . DATE, page 1-6. IEEE, (2023)