( en | de | ru )

 

Disambiguation of "Arai, Masatoshi"

Author of the publication

copydeleteadd this publication to your clipboard
A neural inverse function for automatic test pattern generation using strictly digital neural networks.

, , and . VTS, page 238-243. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Makoto Arai

Sasagu Arai

Makoto Arai

Natsuko Arai

Sarina Arain

 

Other publications of authors with the same name

Ultra-High-Speed Image Signal Accumulation Sensor., , , , , , and . Sensors, 10 (4): 4100-4113 (2010)CLAHE implementation on a low-end FPGA board by high-level synthesis., , , and . CANDAR (Workshops), page 282-285. IEEE, (2020)A High Speed License Plate Recognition System on an FPGA., , , , , and . FPL, page 554-557. IEEE, (2007)CLAHE Implementation and Evaluation on a Low-End FPGA Board by High-Level Synthesis., , , and . IEICE Trans. Inf. Syst., 104-D (12): 2048-2056 (2021)Implementation and Evaluation of a High Speed License Plate Recognition System on an FPGA., , , , , and . CIT, page 567-572. IEEE Computer Society, (2007)Weighted Least Square Filter for Improving the Quality of Depth Map on FPGA., , , , and . Int. J. Netw. Comput., 12 (2): 425-445 (2022)RT-libSGM: FPGA-Oriented Real-Time Stereo Matching System with High Scalability., , , and . IEICE Trans. Inf. Syst., 106 (3): 337-348 (March 2023)A neural inverse function for automatic test pattern generation using strictly digital neural networks., , and . VTS, page 238-243. IEEE Computer Society, (1993)Weight Least Square Filter for Improving the Quality of Depth Map on FPGA., , , , and . CANDAR (Workshops), page 297-300. IEEE, (2021)RT-libSGM: An Implementation of a Real-time Stereo Matching System on FPGA., , , and . HEART, page 1-9. ACM, (2022)