( en | de | ru )

 

Disambiguation of "Breuer, Alexander"

Author of the publication

copydeleteadd this publication to your clipboard
High Order Seismic Simulations on the Intel Xeon Phi Processor (Knights Landing).

, , , and . ISC, volume 9697 of Lecture Notes in Computer Science, page 343-362. Springer, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Breuer

Alexander Breuer

Niklas Alexander Breuer

Wolfgang Alexander Breuer

Dirk Breuer

Bestimmung des Formänderungsvermögens bei der Kaltmassivumformung. TU Aachen, (2007)
 

Other publications of authors with the same name

Parallel Fully Adaptive Tsunami Simulations., , and . Facing the Multicore-Challenge, volume 7686 of Lecture Notes in Computer Science, page 137-138. Springer, (2012)Petaflop Seismic Simulations in the Public Cloud., , and . ISC, volume 11501 of Lecture Notes in Computer Science, page 167-185. Springer, (2019)Next-Generation Local Time Stepping for the ADER-DG Finite Element Method., and . IPDPS, page 402-413. IEEE, (2022)Petascale Local Time Stepping for the ADER-DG Finite Element Method., , and . IPDPS, page 854-863. IEEE Computer Society, (2016)Tensor-optimized hardware accelerates fused discontinuous Galerkin simulations., , and . Parallel Comput., (2019)Accelerating SeisSol by Generating Vectorized Code for Sparse Matrix Operators., , , and . PARCO, volume 25 of Advances in Parallel Computing, page 347-356. IOS Press, (2013)YASK - Yet Another Stencil Kernel: A Framework for HPC Stencil Code-Generation and Tuning., , , and . WOLFHPC@SC, page 30-39. IEEE Computer Society, (2016)Tensor processing primitives: a programming abstraction for efficiency and portability in deep learning workloads., , , , , , , , , and 7 other author(s). SC, page 14. ACM, (2021)Harnessing Deep Learning and HPC Kernels via High-Level Loop and Tensor Abstractions on CPU Architectures., , , , , , , and . IPDPS, page 950-963. IEEE, (2024)High-Order ADER-DG Minimizes Energy- and Time-to-Solution of SeisSol., , , and . ISC, volume 9137 of Lecture Notes in Computer Science, page 340-357. Springer, (2015)