Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation., and . IEEE J. Solid State Circuits, 38 (11): 1804-1812 (2003)A Scalable 32-56 Gb/s 0.56-1.28 pJ/b Voltage-Mode VCSEL-Based Optical Transmitter in 28-nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 57 (3): 757-766 (2022)18.2 A 4x64Gb/s NRZ 1.3pJ/b Co-Packaged and Fiber-Terminated 4-Ch VCSEL-Based Optical Transmitter., , , , , , , , and . ISSCC, page 340-342. IEEE, (2024)A scalable 0.128-to-1Tb/s 0.8-to-2.6pJ/b 64-lane parallel I/O in 32nm CMOS., , , , , , , , , and . ISSCC, page 402-403. IEEE, (2013)An on-die all-digital power supply noise analyzer with enhanced spectrum measurements., , , and . ESSCIRC, page 251-254. IEEE, (2014)Methodology for on-chip adaptive jitter minimization in phase-locked loops., , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (11): 870-878 (2003)Strong Injection Locking in Low- Q LC Oscillators: Modeling and Application in a Forwarded-Clock I/O Receiver., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (8): 1818-1829 (2009)A 27-mW 3.6-gb/s I/O transceiver., , , and . IEEE J. Solid State Circuits, 39 (4): 602-612 (2004)Design considerations for low-power receiver front-end in high-speed data links., , , , and . CICC, page 1-8. IEEE, (2013)A Scalable 32-to-56Gb/s 0.56-to-1.28pJ/b Voltage-Mode VCSEL-Based Optical Transmitter in 28nm CMOS., , , , , , , , and . CICC, page 1-2. IEEE, (2021)