Author of the publication

Circuit Description and Design Flow of Superconducting SFQ Logic Circuits.

, , and . IEICE Trans. Electron., 97-C (3): 149-156 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Allocation Optimization Method for Partially-reliable Scratch-pad Memory in Embedded Systems., , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2015)Nested Loop Parallelization Using Polyhedral Optimization in High-Level Synthesis., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 97-A (12): 2498-2506 (2014)Automated Passive-Transmission-Line Routing Tool for Single-Flux-Quantum Circuits Based on A* Algorithm., , , , , , , , and . IEICE Trans. Electron., 93-C (4): 435-439 (2010)Rapid Single-Flux-Quantum Truncated Multiplier Based on Bit-Level Processing., , and . IEICE Trans. Electron., 102-C (7): 607-611 (2019)A Verification Method for Single-Flux-Quantum Circuits Using Delay-Based Time Frame Model., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2556-2564 (2015)mROS: A Lightweight Runtime Environment of ROS 1 nodes for Embedded Devices., , , and . J. Inf. Process., (2020)mROS: A Lightweight Runtime Environment for Robot Software Components onto Embedded Devices., , , and . HEART, page 7:1-7:6. ACM, (2019)VLSI CAD Education and Exercise Course with Public Domain Tools., , , and . MSE, page 111-112. IEEE Computer Society, (2007)A Hardware Algorithm for Integer Division., , and . IEEE Symposium on Computer Arithmetic, page 140-146. IEEE Computer Society, (2005)Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (11): 2251-2264 (2021)