( en | de | ru )

 

Disambiguation of "Martins, Rui Paulo"

Author of the publication

copydeleteadd this publication to your clipboard
A 6.78 MHz active voltage doubler with near-optimal on/off delay compensation for wireless power transfer systems.

, , , and . VLSI-DAT, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paulo Martins Engel

Paulo Ney Aguiar Martins

Milan Paulovic

Manuel António Paulo

Hartwig Paulo

 

Other publications of authors with the same name

A Time-Interleaved Ring-VCO with Reduced 1/f3 Phase Noise Corner, Extended Tuning Range and Inherent Divided Output., , , and . IEEE J. Solid State Circuits, 51 (12): 2979-2991 (2016)A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 48 (9): 2154-2169 (2013)A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA., , , , and . IEEE J. Solid State Circuits, 55 (8): 2055-2068 (2020)A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC With Gain and Offset Calibrations., , , , , , and . IEEE J. Solid State Circuits, 57 (3): 745-756 (2022)A 52.5-dB 2× Time-Interleaved 2.8-GS/s SAR ADC With 5-bit/Cycle Time-Domain Quantization and a Compact Signal DAC., , , , and . IEEE J. Solid State Circuits, 58 (12): 3586-3597 (December 2023)A Single-Stage Dual-Output Regulating Rectifier With Hysteretic Current-Wave Modulation., , , and . IEEE J. Solid State Circuits, 56 (9): 2770-2780 (2021)A 0.35-V 5, 200-μm2 2.1-MHz Temperature-Resilient Relaxation Oscillator With 667 fJ/Cycle Energy Efficiency Using an Asymmetric Swing-Boosted RC Network and a Dual-Path Comparator., , and . IEEE J. Solid State Circuits, 56 (9): 2701-2710 (2021)A 12-to-1 Flying Capacitor Cross-Connected Buck Converter With Inserted D > 0.5 Control for Fast Transient Response., , , and . IEEE J. Solid State Circuits, 58 (11): 3207-3218 (November 2023)A 14b 500 MS/s Single-Channel Pipelined-SAR ADC With Reference Ripple Mitigation Techniques and Adaptively Biased Floating Inverter Amplifier., , , , , , , and . IEEE J. Solid State Circuits, 58 (10): 2709-2721 (October 2023)An Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC With Code-Counter-Based Offset Calibration., , , and . IEEE J. Solid State Circuits, 57 (5): 1480-1491 (2022)