( en | de | ru )

 

Disambiguation of "Daniel, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
Stochastic Testing Method for Transistor-Level Uncertainty Quantification Based on Generalized Polynomial Chaos.

, , , and . CoRR, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Daniel Stein

Luca Tranchini

Luca Rizzini

Luca Tuninetti

Luca Redaelli

 

Other publications of authors with the same name

Variation-aware interconnect extraction using statistical moment preserving model order reduction., and . DATE, page 453-458. IEEE Computer Society, (2010)Guaranteed passive balancing transformations for model order reduction., , and . DAC, page 52-57. ACM, (2002)Enabling High-Dimensional Hierarchical Uncertainty Quantification by ANOVA and Tensor-Train Decomposition., , , , and . CoRR, (2014)Tensor Computation: A New Framework for High-Dimensional Problems in EDA., , , , and . CoRR, (2016)A Big-Data Approach to Handle Many Process Variations: Tensor Recovery and Applications., , and . CoRR, (2016)Computing Low-Rank Approximations of Large-Scale Matrices with the Tensor Network Randomized SVD., , , and . SIAM J. Matrix Anal. Appl., 39 (3): 1221-1244 (2018)Robust Deep Reinforcement Learning through Adversarial Loss., , and . CoRR, (2020)Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (10): 1467-1480 (2009)A Piecewise-Linear Moment-Matching Approach to Parameterized Model-Order Reduction for Highly Nonlinear Systems., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (12): 2116-2129 (2007)Tensor Computation: A New Framework for High-Dimensional Problems in EDA., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 521-536 (2017)