( en | de | ru )

 

Disambiguation of "Saifhashemi, Arash"

Author of the publication

copydeleteadd this publication to your clipboard
Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction.

, and . DAC, page 330-333. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Laila Arash

Haris Arash-Asish

Arash Mehdiani

Arash Alavi

Arash Nickkholgh

 

Other publications of authors with the same name

Reconditioning: Automatic Power Optimization of QDI Circuits., , and . ASYNC, page 77-84. IEEE Computer Society, (2014)SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces., and . CPA, volume 68 of Concurrent Systems Engineering Series, page 287-302. IOS Press, (2011)High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog., and . CPA, volume 63 of Concurrent Systems Engineering Series, page 275-288. IOS Press, (2005)Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction., and . DAC, page 330-333. ACM, (2003)Reconditioning: A Framework for Automatic Power Optimization of QDI Circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (2): 265-278 (2017)Logical equivalence checking of asynchronous circuits using commercial tools., , , and . DATE, page 1563-1566. ACM, (2015)Observability Conditions and Automatic Operand-Isolation in High-Throughput Asynchronous Pipelines., and . PATMOS, volume 7606 of Lecture Notes in Computer Science, page 205-214. Springer, (2012)MILO: personal robot platform., , , and . IROS, page 4089-4094. IEEE, (2005)Notes On Pulse Signaling., , and . ASYNC, page 15-24. IEEE Computer Society, (2007)