( en | de | ru )

 

Disambiguation of "Jiang, Jianfei"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Implementation of Flexible Dual-Mode Soft-Output MIMO Detector With Channel Preprocessing.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (11): 2706-2717 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jianfei Kralle

Jianfei Wang

Jianfei Wei

Ping Jiang

Xin Jiang

 

Other publications of authors with the same name

Analog-to-digital converter based on single-electron tunneling transistors., , , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (11): 1209-1213 (2004)A Hierarchical Communication Algorithm for Distributed Deep Learning Training., , , , , , and . MWSCAS, page 526-530. IEEE, (2023)Design and Implementation of Flexible Dual-Mode Soft-Output MIMO Detector With Channel Preprocessing., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (11): 2706-2717 (2015)Reducing Memory Access Conflicts with Loop Transformation and Data Reuse on Coarse-grained Reconfigurable Architecture., , , , , and . DATE, page 124-129. IEEE, (2021)Decoupling the Multi-Rate Dataflow Execution in Coarse-Grained Reconfigurable Array., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)A CPU-FPGA Based Heterogeneous Accelerator for RepVGG., , , , , , and . ASICON, page 1-4. IEEE, (2021)Design of a high voltage stimulator chip for a stroke rehabilitation system., , , , , , , and . EMBC, page 834-837. IEEE, (2013)Pipeline Balancing for Integrated Mapping in High Performance Spatial Programmable Architecture., , , , , , , and . FPL, page 116-122. IEEE, (2023)Bridge-NDP: Achieving Efficient Communication-Computation Overlap in Near Data Processing with Bridge Architecture., , , , and . ASPDAC, page 460-465. IEEE, (2024)MUG5: Modeling of Universal Chiplet Interconnect Express (UCIe) Standard Based on gem5., , , , , , and . ASICON, page 1-4. IEEE, (2023)