Author of the publication

Concurrent Error Detection for Combinational and Sequential Logic via Output Compaction.

, , and . ISQED, page 459-464. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware-Based Real-Time Workload Forensics., , and . IEEE Des. Test, 37 (4): 52-58 (2020)On the identification of modular test requirements for low cost hierarchical test path construction., and . Integr., 40 (3): 315-325 (2007)Bias Busters: Robustifying DL-based Lithographic Hotspot Detectors Against Backdooring Attacks., , , , , and . CoRR, (2020)TPE: A Hardware-Based TLB Profiling Expert for Workload Reconstruction., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (2): 292-305 (2021)Demonstrating and Mitigating the Risk of an FEC-Based Hardware Trojan in Wireless Networks., , , , and . IEEE Trans. Inf. Forensics Secur., 14 (10): 2720-2734 (2019)Amplitude-Modulating Analog/RF Hardware Trojans in Wireless Networks: Risks and Remedies., , , , and . IEEE Trans. Inf. Forensics Secur., (2020)Applying the Model-View-Controller Paradigm to Adaptive Test., and . IEEE Des. Test Comput., 29 (1): 28-35 (2012)Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain., , , , , and . Proc. IEEE, 102 (8): 1207-1228 (2014)Statistical Methods for Detecting Recycled Electronics: From ICs to PCBs and Beyond., , , , and . IEEE Des. Test, 41 (2): 15-22 (2024)Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving., , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2447-2460 (2015)