( en | de | ru )

 

Disambiguation of "Tehranipoor, Fatemeh"

Author of the publication

copydeleteadd this publication to your clipboard
Phase calibrated ring oscillator PUF design and implementation on FPGAs.

, , , and . FPL, page 1-8. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fatemeh Ghani

Fatemeh Nauth

Fatemeh Tabatabaei

Fatemeh Panahi

Fatemeh Musebrink

 

Other publications of authors with the same name

DRAM based Intrinsic Physical Unclonable Functions for System Level Security., , , and . ACM Great Lakes Symposium on VLSI, page 15-20. ACM, (2015)Flash-Based Security Primitives: Evolution, Challenges and Future Directions., , , , , and . Cryptogr., 5 (1): 7 (2021)ProbLock: Probability-based Logic Locking., and . CoRR, (2021)ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 3373-3384 (2020)DRNG: DRAM-based random number generation using its startup value behavior., , and . MWSCAS, page 1260-1263. IEEE, (2017)Exploring the Coverage of Existing Hardware Vulnerabilities in Community Standards., , and . SVCC, volume 1383 of Communications in Computer and Information Science, page 87-97. Springer, (2020)Proposing a modeling framework for minimizing security vulnerabilities in IoT systems in the healthcare domain., , , and . BHI, page 185-188. IEEE, (2017)Evolving authentication design considerations for the internet of biometric things (IoBT)., , and . CODES+ISSS, page 10:1-10:10. ACM, (2016)Phase calibrated ring oscillator PUF design and implementation on FPGAs., , , and . FPL, page 1-8. IEEE, (2017)Investigation of DRAM PUFs reliability under device accelerated aging effects., , , and . ISCAS, page 1-4. IEEE, (2017)