( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An FPGA Based Accelerator for SAT Based Combinational Equivalence Checking.

, , и . IWSOC, стр. 419-424. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Agnoula Safar

Horst Safarovic

Mher Safarian

Hans-Christian Safar

Joseph Safari

 

Другие публикации лиц с тем же именем

Hardware-accelerated service-oriented communication for AUTOSAR platforms., , и . Des. Autom. Embed. Syst., 27 (3): 191-216 (сентября 2023)Asil decomposition using SMT.. FDL, стр. 1-6. IEEE, (2017)SystemVerilog assertion debugging: A visualization and pattern matching model., , , и . PACRIM, стр. 385-390. IEEE, (2015)Verification of Neural Networks for Safety Critical Applications., , и . ICM, стр. 1-4. IEEE, (2020)Accelerating iterative protein sequence alignment on a heterogeneous GPU-CPU platform., , , и . HPCS, стр. 403-410. IEEE, (2016)TLM Based Approach for Architecture Exploration of Multicore Systems-on-Chip., , , и . MTV, стр. 1-4. IEEE Computer Society, (2011)Automatic test pattern generation for virtual hardware model using constrained symbolic execution., , , и . IDT, стр. 149-150. IEEE, (2015)Anomaly Detection System for Altered Signal Values within the Intra-Vehicle Network., , и . DTIS, стр. 1-6. IEEE, (2020)A novel approach for system level synthesis of multi-core system architectures from TPG models., , , , и . AICCSA, стр. 268-275. IEEE Computer Society, (2011)Symbolic Execution based Verification of Compliance with the ISO 26262 Functional Safety Standard., и . DTIS, стр. 1-6. IEEE, (2019)