( en | de | ru )

 

Disambiguation of "Sciuto, Donatella"

Author of the publication

copydeleteadd this publication to your clipboard
Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms.

, , , , , and . IEEE Des. Test, 30 (4): 71-80 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Donatella Cesare

Donatella Cesare

Donatella Germanese

Donatella Giovannini

Donatella Fiala

 

Other publications of authors with the same name

A Two-Level Cosimulation Environment., and . Computer, 30 (6): 109-111 (1997)Efficient Hardware Design of Iterative Stencil Loops., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (12): 2018-2031 (2016)Co-synthesis and co-simulation of control-dominated embedded systems., , and . Des. Autom. Embed. Syst., 1 (3): 257-289 (1996)ASSURE: RTL Locking Against an Untrusted Foundry., , , , and . CoRR, (2020)A Functional Approach to Delay Faults Test Generation for Sequential Circuits., , and . EDAC-ETC-EUROASIC, page 51-57. IEEE Computer Society, (1994)D-RECS: A complete methodology to implement Self Dynamic Reconfigurable FPGA-based systems., , , , and . ReCoSoC, page 1-6. IEEE, (2013)Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs., , , , , and . IESS, volume 231 of IFIP Advances in Information and Communication Technology, page 179-192. Springer, (2007)Mine with it or sell it: the superhashing power dilemma., , , and . SIGMETRICS Perform. Evaluation Rev., 46 (3): 127-130 (2018)Concurrently self-checking structures for Fsms., , and . Microprocess. Microprogramming, 39 (2-5): 237-240 (1993)A VHDL-based approach for power estimation of embedded systems., , , and . J. Syst. Archit., 44 (1): 37-61 (1997)