Author of the publication

Efficient Queuing Schemes for HoL-Blocking Reduction in Dragonfly Topologies with Minimal-Path Routing.

, , , and . CLUSTER, page 817-824. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Combining OpenFabrics Software and Simulation Tools for Modeling InfiniBand-Based Interconnection Networks., , , , and . HiPINEB@HPCA, page 55-58. IEEE Computer Society, (2016)Providing Differentiated Services, Congestion Management, and Deadlock Freedom in Dragonfly Networks., , , , and . HiPINEB@HPCA, page 33-40. IEEE Computer Society, (2016)Combining OpenFabrics Software and Simulation Tools for Modeling InfiniBand-Based Interconnection Networks., , , , and . HiPINEB@HPCA, page 55-58. IEEE Computer Society, (2016)Straightforward solutions to reduce HoL blocking in different Dragonfly fully-connected interconnection patterns., , , and . J. Supercomput., 72 (12): 4497-4519 (2016)Providing differentiated services, congestion management, and deadlock freedom in dragonfly networks with adaptive routing., , , , and . Concurr. Comput. Pract. Exp., (2017)Efficient mapping on FPGA of convolution computation based on combined CSA-CPA accumulator., , , , , , and . ICECS, page 419-422. IEEE, (2009)Entropy improvement by the Temporal-Window method for Alternating and Non-Alternating 3D wavelet transform over angiographies., , and . Medical Biol. Eng. Comput., 45 (11): 1121-1125 (2007)Congestion management in high-performance interconnection networks using adaptive routing notifications., , , and . J. Supercomput., 79 (7): 7804-7834 (May 2023)Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking in Fat Trees., , , , and . IEEE Micro, 40 (1): 8-14 (2020)A simulation tool of parallel architectures for digital image processing applications based on DLX processors., , , and . ICIP (3), page 448-451. IEEE Computer Society, (1995)