( en | de | ru )

 

Disambiguation of "Fresse, Virginie"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA memory optimization for real-time imaging.

, , and . DASIP, page 176-182. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Franz Philipp Freßen

Hans Freßel

Virginie Galtier

Virginie Nägele

Virginie Lallemand

 

Other publications of authors with the same name

Task mapping and mesh topology exploration for an FPGA-based network on chip., , , and . Microprocess. Microsystems, 39 (3): 189-199 (2015)An adaptive and predictive architecture for parameterised PIV algorithms., , and . FPT, page 241-244. IEEE, (2006)Dynamic data flow analysis for NoC based application synthesis., , , and . RSP, page 61-67. IEEE, (2015)Prototyping for parallel and mixed architectures. Implementation of a new image compression method: LAR., , and . PDPTA, CSREA Press, (2000)PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC., , , , , , , and . ISCAS, page 1-5. IEEE, (2024)Improving Video Object Detection by Seq-Bbox Matching., , , and . VISIGRAPP (5: VISAPP), page 226-233. SciTePress, (2019)A Multi-Edge-Agent System approach for sharing heterogeneous computing resources., , , , and . VTC Fall, page 1-6. IEEE, (2020)From mono-FPGA to multi-FPGA emulation platform for NoC performance evaluations., , and . PARCO, volume 22 of Advances in Parallel Computing, page 603-610. IOS Press, (2011)Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms., , , and . RSP, page 23-29. IEEE, (2012)Anadaptive embedded architecture for real-time Particle Image Velocimetry algorithms., , and . EUSIPCO, page 1-4. IEEE, (2006)