( en | de | ru )

 

Disambiguation of "Ren, Junyan"

Author of the publication

copydeleteadd this publication to your clipboard
A 4.5-W, 18.5-24.5-GHz GaN Power Amplifier Employing Chebyshev Matching Technique.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (2): 233-242 (February 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Junyan Zhu

Zhongliang Ren

Jianxin Ren

Hongming Ren

Ling Ren

 

Other publications of authors with the same name

A background time-skew calibration technique in flash-assisted time-interleaved SAR ADCs., , , , and . ASICON, page 295-298. IEEE, (2017)A 13-bit non-binary weighted SAR ADC with bridge structure using digital calibration for capacitor weight error., , and . ASICON, page 32-35. IEEE, (2017)A dual-mode VCO based low-power synthesizer with optimized automatic frequency calibration for software-defined radio., , , , , and . ISCAS, page 1145-1148. IEEE, (2011)Automatic gain control algorithm with high-speed and double closed-loop in UWB system., , , , and . ASICON, page 1-4. IEEE, (2013)Use Multilayer Perceptron in Calibrating Multistage Non-linearity of Split Pipelined-ADC., , , and . ISCAS, page 1-5. IEEE, (2018)A 200MS/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier., , , , and . ISCAS, page 1-4. IEEE, (2017)A 5.4GHz wide tuning range CMOS PLL using an auto-calibration multiple-pass ring oscillator., , , and . SoCC, page 39-42. IEEE, (2009)An 11b 80MS/s SAR ADC With Speed-Enhanced SAR Logic and High-Linearity CDAC., , , , and . APCCAS, page 18-21. IEEE, (2018)A 15MHz BW continuous-time ΔΣ modulator with high speed digital ELD compensation., , , , and . ASICON, page 686-689. IEEE, (2017)A 4-mW8-b 600-MS/s 2-b-per-cycle SAR ADC with a capacitive DAC., , , , and . ASICON, page 1-4. IEEE, (2013)