( en | de | ru )

 

Disambiguation of "Parameswaran, Sri"

Author of the publication

copydeleteadd this publication to your clipboard
MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm.

, , and . ICCAD, page 678-684. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rupa Parameswaran

Anupama Parameswaran

Lalitha Parameswaran

Ajith Parameswaran

Katharina Parameswaran

 

Other publications of authors with the same name

Improving tag generation for memory data authentication in embedded processor systems., , , and . ASP-DAC, page 50-55. IEEE, (2016)Unrolling Loops With Indeterminate Loop Counts in System Level Pipelines., and . ASP-DAC, page 99-104. IEEE, (1998)LOP: A packet classification architecture with higher throughput and lower power consumption than TCAM., , and . Des. Autom. Embed. Syst., 14 (3): 231-263 (2010)Pairwise alignment of nucleotide sequences using maximal exact matches., , , and . BMC Bioinform., 20 (1): 261:1-261:15 (2019)Switchable cache: utilising dark silicon for application specific cache optimisations., , , and . IET Comput. Digit. Tech., 10 (4): 157-164 (2016)HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors., , , and . IET Comput. Digit. Tech., 3 (1): 94-108 (2009)Custom Floating-Point Unit Generation for Embedded Systems., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (5): 638-650 (2009)Profiling in the ASP codesign environment., , and . J. Syst. Archit., 46 (14): 1263-1274 (2000)HW-SW Co-Synthesis: The Present and The Future (Embedded Tutorial).. ASP-DAC, page 19-22. IEEE, (1998)Speeding up single pass simulation of PLRUt caches., , and . ASP-DAC, page 695-700. IEEE, (2015)