Author of the publication

A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing.

, , , , and . DAC, page 217. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs., , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (11): 1875-1888 (2021)Transferable Graph Neural Network-Based Delay-Fault Localization for Monolithic 3-D ICs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 4296-4309 (November 2023)Advances in Testing and Design-for-Test Solutions for M3D Integrated Circuits., , , and . DATE, page 152-157. IEEE, (2021)A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing., , , , and . DAC, page 217. ACM, (2019)Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis., , and . DAC, page 73. ACM, (2019)Design of a Reliable Power Delivery Network for Monolithic 3D ICs*., and . DATE, page 1746-1751. IEEE, (2020)Fault Diagnosis for Resistive Random-Access Memory and Monolithic Inter-tier Vias in Monolithic 3D Integration., , , and . ITC, page 118-127. IEEE, (2022)A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (3): 533-546 (2021)Test-Point Insertion for Power-Safe Testing of Monolithic 3D ICs using Reinforcement Learning*., , and . ETS, page 1-6. IEEE, (2023)Observation Point Insertion Using Deep Learning., , , , , , , and . ICCAD, page 161:1-161:8. ACM, (2022)