( en | de | ru )

 

Disambiguation of "Polian, Ilia"

Author of the publication

copydeleteadd this publication to your clipboard
A Fully Fault-Tolerant Representation of Quantum Circuits.

, , , and . RC, volume 9138 of Lecture Notes in Computer Science, page 139-154. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ilia Polian

Ilia Polian

Maria Iliadou

Ilia Louban

Mimicking the cellular environment: effects of elastic nanopatterned substrates on integrin-mediated cellular interactions. Uni Heidelberg, (2009)

Nikos Ilias

 

Other publications of authors with the same name

Failure mechanisms and test methods for the SRAM TVC write-assist technique., , , and . ETS, page 1-2. IEEE, (2016)Protecting artificial intelligence IPs: a survey of watermarking and fingerprinting for machine learning., , , , and . CAAI Trans. Intell. Technol., 6 (2): 180-191 (2021)Physics inspired compact modelling of BiFeO$_3$ based memristors for hardware security applications., , , , , , and . CoRR, (2022)Exploring the Mysteries of System-Level Test., , , , , , , , , and . CoRR, (2021)Guest Editors' Introduction: Stochastic Computing for Neuromorphic Applications., , , and . IEEE Des. Test, 38 (6): 5-15 (2021)Selective Hardening: Toward Cost-Effective Error Tolerance., and . IEEE Des. Test Comput., 28 (3): 54-63 (2011)Secure Composition for Hardware Systems (Dagstuhl Seminar 19301)., , , and . Dagstuhl Reports, 9 (7): 94-116 (2019)Memory error resilient detection for massive MIMO systems., and . EUSIPCO, page 1623-1627. IEEE, (2016)On non-standard fault models for logic digital circuits.. Ausgezeichnete Informatikdissertationen, volume D-4 of LNI, GI, (2003)An Open-Source Area-Optimized ECEG Cryptosystem in Hardware., , and . ISVLSI, page 120-125. IEEE, (2020)