Author of the publication

Design and Verification of Parallel Multipliers Using Arithmetic Description Language: ARITH.

, , , and . ISMVL, page 334-339. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A systematic approach for analyzing fast addition algorithms using counter tree diagrams., , , , and . ISCAS (5), page 197-200. IEEE, (2004)Arithmetic module generator with algorithm optimization capability., , , and . ISCAS, page 1796-1799. IEEE, (2008)An On-line Backup Function for a Clustered NAS System (X-NAS)., , , , and . MSST, page 165-169. IEEE, (2004)Evolutionary Graph Generation System and Its Application to Bit-Serial Arithmetic Circuit Synthesis., , , and . PPSN, volume 2439 of Lecture Notes in Computer Science, page 831-840. Springer, (2002)VLSI circuit design using an object-oriented framework of evolutionary graph generation system., , , and . IEEE Congress on Evolutionary Computation, page 115-122. IEEE, (2003)Graph-based individual representation for evolutionary synthesis of arithmetic circuits., , and . IEEE Congress on Evolutionary Computation, page 1492-1497. IEEE, (2002)GA-based design of multiplierless 2-D state-space digital filters with very small roundoff noise., , and . ICASSP, page 1283-1286. IEEE Computer Society, (1996)Application of symbolic computer algebra to arithmetic circuit verification., , , and . ICCD, page 25-32. IEEE, (2007)An LVQ-based technique for human motion segmentation., , , and . APCCAS (2), page 171-176. IEEE, (2002)A state-space approach for elimination of limit cycles in digital filters with arbitrary structures., and . ICASSP, page 355-358. IEEE, (1979)