( en | de | ru )

 

Disambiguation of "Zipf, Peter"

Author of the publication

copydeleteadd this publication to your clipboard
Programmable and Reconfigurable Hardware Architectures for the Rapid Prototyping of Cellular Automata.

, , , , and . FPL, page 329-334. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Zipf

Andreas Zipf

Verena Zipf

Ruth Zipf

Alexander Zipf

 

Other publications of authors with the same name

The XPP Architecture and Its Co-simulation Within the Simulink Environment., , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 761-770. Springer, (2004)On the Design of a Reconfigurable Multiplier for Integer and Galois Field Multiplication., , , , and . ReCoSoC, page 185-191. Univ. Montpellier II, (2007)An area-efficient FPGA realisation of a codebook-based image compression method., , , , and . FPT, page 349-352. IEEE, (2008)Constant Matrix Multiplication with Ternary Adders., , , and . ICECS, page 85-88. IEEE, (2018)Isomorphic Subgraph-based Problem Reduction for Resource Minimal Modulo Scheduling., , , and . ReConFig, page 1-8. IEEE, (2019)Generation of Synthetic Floating-Point benchmark circuits., , , , and . IPDPS, page 1-9. IEEE, (2009)Functional modeling techniques for a wireless LAN OFDM transceiver., , , and . ISCAS (4), page 3970-3973. IEEE, (2005)A Framework for Teaching (Re)Configurable Architectures in Student Projects., , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 444-451. Springer, (2002)Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension., , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 586-595. Springer, (2002)ScaLP: A Light-Weighted (MI)LP-Library., , , and . MBMV, Universität Tübingen, (2018)